This paper experimentally demonstrates that hot carrier degradation curyes of LDD NMOSFET's for different stress conditions fall on a universal curve which makes accurate lifetime prediction possible using conventional log(tlfl vs. log(Isubfid method even if the degradation vs. stress time curves show a saturation behavior. A modified mobility model with a lower timit parameter for mobility degradation has been developed, which successfully describes the saturation behavior of device degradation.
Introduction
Hot-carrier induced MOSFET degradation leading to long-term instabilities is one of ihe major limitations on the scaling of device size [1, 2] . To estimate the long-term reliability of NMOS, several lifetime prediction methods based on the lucky elecrron model and an empirical power-law dependence of the degradation on stress time have been widely used [3, 4] . However, recent reports suggest that, due to barrier (Oit) enhancement mechanism, the hot-carrier degradation saturates after certain threshold value instead of following a simple time-power-law so that the lifetime prediction method using log (tlg vs. log (Isubfd graph is no longer valid [5,6J. In this paper, physical mechanism 162 [-, tt,t,ul ,,,,,,u1 ,,,,,,u1 ,,,,,,,,1 ,,,,,,i1 2, the lifetime for l%o degradation will turn out to be longer than the lifetime for l}Vo degradation, which will be an incorrect result.
To overcome this difficulty, we suggest the following method which uses the universal be-havior of degradation curves. Fig. 3 another curves. Fig. 4 is produced by applying this method to the data shown in Fig. 1 . It shows much better linearity in comparison to Fig.2 The degradation of linear Id-Ve characteristics after hot carrier stress is shown in Fig. 5 . ln comparison to the well-known behavior of stressed single drain structure (simultaneous degradation of Vttr and Ial) [9, 10] , LDD structure shows negligible Vth shift, even if Idl at Ve=4V shows more than L07o degradation. This differende can be explained by the location of generated interface state. In LDD structure, Nit is generated only on the n-region (inset of Fig. 5 ) during the initial stage of suess. Therefore, only 161 at high Vg condition starts to degrade due to the increase of series resistance in nregion. After extensive stress, Nig will spread out to the channel region, and so, Vth will start to shift. Due to this unique behavior (localization of Ni1 generation in nregion) of LDD structure after stress, it is possible to study the degradation mechanism of LDD sbucture using the equivalent circuit shown in Fig. 6 Time (sec) In comparison to the channel inversion layer, the ca:rier distribution in LDD n-accumulation layer is deeper away from the Si/SiO2 interface, so it is expected that the mobility degradation due to Ni1 may have a lower limit. Therefore, the model described above was derived from the well-known mobility degradation model ( Upo = (l+cNid-l = (1+T tn)-1 ) tl ll by adding a lower limit parameter (6) for mobility degradation. As can be seen in Fig. 7 , 
